This course is offered to graduate and is a project-oriented course to teach new methodologies for designing multi-million-gate CMOS VLSI chips using high-level synthesis tools in conjunction with standard commercial EDA tools. The course focus on modular and robust designs, reusable modules, correctness by construction, architectural exploration, and meeting the area. It also covers timing, and power constraints within the standard cell and FPGA frameworks.
This course does not involve any written exams. Students need to answer 5 assignment questions to complete the course, the answers will be in the form of written work in pdf or word. Students can write the answers in their own time. Each answer need to be 200 words (1 Page). Once the answers are submitted, the tutor will check and assess the work.
Edukite courses are free to study. To successfully complete a course you must submit all the assignment of the course as part of assessment. Upon successful completion of a course, you can choose to make your achievement formal by obtaining your Certificate at a cost of £49.
Having an Official Edukite Certification is a great way to celebrate and share your success. You can:
- Add the certificate to your CV or resume and brighten up your career
- Show it to prove your success
Course Credit: MIT
|Digital Design Using Verilog||00:25:00|
|CMOS Technology and Logic Gates||00:35:00|
|Verilog Simulation I||00:30:00|
|Verilog Simulation II||00:30:00|
|Bluespec I Motivation||00:40:00|
|Bluespec II Designing with Rules||01:00:00|
|Bluespec III Modules and Interfaces||00:40:00|
|Bluespec IV Rule Scheduling and Synthesis||00:35:00|
|Bluespec V Processors||00:30:00|
|Bluespec VI Modularity and Performance||00:30:00|
|Transaction Level Design and Verification||00:30:00|
|Submit Your Assignment||00:00:00|
No Reviews found for this course.